AN INTRODUCTION TO THERMAL-ELECTRICAL COUPLING IN BIPOLAR TRANSISTORS

K. J. Negus, M. M. Yovanovich, and D. J. Roulston
Microelectronics Heat Transfer Laboratory
University of Waterloo
Waterloo, Ontario, Canada

ABSTRACT
An approximate model to illustrate thermal-electrical coupling in bipolar transistors has been developed with a thermal model that accounts for two-dimensional, non-linear heat conduction in a particular transistor structure. The effect of thermal-electrical coupling on the terminal characteristics of the device is shown to be substantial and the phenomenon of thermal instability or thermal runaway is also demonstrated using this thermal-electrical model. A parametric study of a hypothetical transistor shows that major improvements in the operating range of a bipolar transistor can be realized through decreased thermal resistance.

NOMENCLATURE
- \( a \) - half-width of emitter stripe
- \( A \) - total emitter area
- \( b \) - half center-to-center spacing of adjacent emitter stripes
- \( D_r \) - diffusion constant for electrons
- \( e \) - electronic charge
- \( E_g \) - bandgap
- \( g_m \) - transconductance
- \( G_r \) - base Gummel number
- \( H(\cdot) \) - Heaviside Unit Step Function
- \( I_B \) - base current
- \( I_C \) - collector current
- \( I_{C_{max}} \) - maximum allowable collector current for a given \( V_{CE} \)
- \( I_{C_{sat}} \) - collector current at onset of thermal instability
- \( k \) - thermal conductivity
- \( L_{eff} \) - effective emitter length
- \( n \) - intrinsic carrier concentration
- \( n^* \) - constant used in modelling \( n \)
- \( P \) - power law coefficient for thermal conductivity model
- \( Q \) - heat flux
- \( R_{PD} \) - linearized thermal resistance of the transistor

Greek Symbols
- \( \alpha \) - aspect ratio of unit cell (= \( t/b \))
- \( \epsilon \) - relative emitter width (= \( a/b \))
- \( \lambda \) - Boltzmann's constant
- \( \mu_e \) - electron mobility

Subscripts
- \( B \) - refers to base of transistor
- \( C \) - refers to collector of transistor
- \( E \) - refers to emitter of transistor
- \( n \) - refers to series solution
- \( \infty \) - refers to ambient conditions

INTRODUCTION
In recent years the cooling of integrated circuit chips in electronic equipment has received considerable attention. The reasons usually cited for this concern about excessively high temperatures in semiconductor devices are ones of degradation of reliability due to both performance variations and component failures. These concerns are quite legitimate. For example, with field-effect devices high temperature operation results in large threshold voltage changes, lower channel mobility (or slower "speed"), and an exponential increase in leakage currents. In logic applications any one or all of these effects can lead to substantial increases in error rates. Furthermore, with bipolar devices there exists a problem where thermal instability can lead potentially to physical destruction of the transistor. Yet another

\(^1\)Graduate Research Assistant
\(^2\)Professor, Member ASME
\(^3\)Professor, Department of Electrical Engineering
concern is that of fatigue failures of metal interconnects due to high
temperature cycling. However, even in the absence of these "excessive"
or "damaging" temperatures, an incentive to compute device
temperatures still exists simply to accurately predict the electrical
performance of semiconductor devices in real circuits. This is espe-
cially true for bipolar transistors where in many cases the coupling
between the thermal and electrical device performance can be quite
strong. The goal of this work is to demonstrate how particular
which appear to affect only the thermal characterization of a bipolar
transistor can also influence considerably the electrical performance
of the device. This goal is achieved by developing a realistic approxi-
mate model for heat conduction in a high-power transistor structure
and then coupling this model with an extremely simplified electrical
model for the bipolar transistor.

THEORETICAL DERIVATION

Thermal Model

An idealized view of a large-scale bipolar transistor which might
be used for high-power switching applications is shown in Fig. 1.
This transistor consists of multiple emitter "fingers" which act elec-
trically in parallel. For many typical transistors where the thickness
of the silicon die is on the order of 200 µm, most of the voltage drop
in the device occurs directly underneath the emitter contacts within
several µm from the surface. Thus the non-uniform heat generation
within the device is often approximated by a uniform heat flux ap-
plied to the emitter contact as in the previous work of Latif (1979)
and Katsuneda, et al. (1984). The actual magnitude of this heat flux,
however, will be shown in the next section to be a complex function
of the transistor biasing conditions and the emitter contact tempera-
ture. The geometric symmetry of the transistor structure shown in
Fig. 1 can also be utilized to simplify the model for heat conduction
in the silicon die. By further assuming that the heat conduction
is predominantly two-dimensional since the emitter stripe lengths
are often much larger than the die thickness, an approximate model
which characterizes heat conduction in the transistor is derived as
shown in Fig. 2.

Heat conduction in the silicon die as modeled in Fig. 2 is governed
by the partial differential equation

\[ \nabla \cdot (k(T) \nabla T) = 0 \]  \hspace{1cm} (1)

subject to the boundary conditions

\[ k(T(z,0)) \frac{\partial T}{\partial x}(z,0) = \alpha H(a - z) \quad 0 \leq x \leq b \]  \hspace{1cm} (2)

\[ T(z,t) = T_b \quad 0 \leq x \leq b \]  \hspace{1cm} (3)

\[ \frac{\partial T}{\partial x}(0,z) = 0 \quad 0 \leq z \leq t \]  \hspace{1cm} (4)

\[ \frac{\partial T}{\partial x}(b,z) = 0 \quad 0 \leq z \leq t \]  \hspace{1cm} (5)

where \( H(\cdot) \) is the Heaviside Unit Step Function and \( T_b \) the tem-
perature at the base of the die.

Note that the temperature-dependent thermal conductivity of the
silicon die creates a non-linear problem. Fortunately, Ozusik (1980)
has shown that an entirely linear problem can be used to characterize
Eqs. (1) to (5) by introducing the integral transformation

\[ U = \int_{T_b}^{T} \frac{k(T)}{k(T_{ref})} \frac{dT}{T_{ref}} \]  \hspace{1cm} (6)

For both silicon and gallium arsenide, excellent correlations of
available data for thermal conductivity versus temperature (May-
cock, 1967) can be made using the form
where $k_\infty$ is the thermal conductivity at the ambient temperature $T_\infty$ (usually 300 K) and $p$ is determined to best fit the experimental data. With $k(T)$ given by Eq. (7) and $T_{1c}$ set to $T_\infty$, transformed temperature in the silicon die is then

$$U = \frac{T_\infty}{p+1} \left[ \left( \frac{T}{T_\infty} \right)^{p+1} - 1 \right] \quad (p \neq -1) \quad (8)$$

or conversely

$$T = T_\infty \left[ 1 + (p + 1) \frac{U}{T_\infty} \right]^{\frac{1}{p+1}} \quad (9)$$

In terms of the transformed temperature Eqs. (1) to (5) become

$$\nabla^2 U = 0 \quad (10)$$

$$k_\infty \frac{\partial U}{\partial z}(z,0) = \eta H(a-z) \quad 0 \leq z \leq b \quad (11)$$

$$U(x,t) = \frac{T_\infty}{p+1} \left[ \left( \frac{T_1}{T_\infty} \right)^{p+1} - 1 \right] \quad 0 \leq x \leq b \quad (12)$$

$$\frac{\partial U}{\partial z}(0,z) = 0 \quad 0 \leq z \leq t \quad (13)$$

$$\frac{\partial U}{\partial z}(b,z) = 0 \quad 0 \leq z \leq t \quad (14)$$

A solution to this linear problem can be derived analytically using the method of separation of variables. Consideration of Eqs. (10), (13) and (14) leads to the series solution (Negus and Yovanovich, 1986)

$$U = C + Dz + \sum_{n=1}^{\infty} \left[ A_n \cosh \frac{nxz}{b} + B_n \sinh \frac{nxz}{b} \right] \cos \frac{nxz}{b} \quad (15)$$

Application of the boundary condition at the base of the die (Eq. (12)) yields

$$D = \frac{q \epsilon}{k_\infty} \quad (16)$$

$$C = \frac{qa}{k_\infty \alpha} + \frac{T_\infty}{p+1} \left[ \left( \frac{T_1}{T_\infty} \right)^{p+1} - 1 \right] \quad (17)$$

$$B_n = -A_n \coth \eta \frac{n \pi \alpha}{b} \quad (18)$$

The aspect ratio $\alpha$ and the relative emitter width $\epsilon$ are defined as

$$\alpha \equiv \frac{t}{b} \quad (19)$$

$$\epsilon \equiv \frac{a}{b} \quad (20)$$

where $t$ is the thickness of the silicon die, $a$ the half width of the emitter stripes, and $b$ half the center-to-center spacing of adjacent emitter stripes.

The remaining unknowns, the $A_n$, are determined by applying the orthogonality property of the eigenfunctions $\cos(nxz/b)$ to Eq. (11) to give

$$A_n = \frac{2 \eta \sin \frac{n \pi \alpha}{b} \coth \eta \frac{n \pi \alpha}{b}}{k_\infty \pi^2} \quad (21)$$

A thermal resistance for the transistor is now defined as

$$R_t = \frac{U(x,t)}{\eta} \quad (22)$$

where the average transformed contact temperature is

$$\bar{T}_c = \frac{1}{a} \int_0^a U(x,0) dx \quad (23)$$

and the total power dissipation of the transistor is related to the uniform heat flux $\eta$ according to

$$Q = 2L_{eff} \eta \bar{T}_c \quad (24)$$

where $L_{eff}$ is the effective total emitter stripe length. An analytical expression for $R_t$ can then be derived as

$$R_t = \frac{1}{2k_\infty L_{eff}} \left[ \frac{\alpha + \frac{2}{\pi^2} \sum_{n=1}^{\infty} \sin^2 \frac{n \pi \epsilon}{b} \coth \frac{n \pi \alpha}{b}}{n^3} \right] \quad (25)$$

From Eq. (9) an average or "representative" emitter contact temperature is

$$T_c = T_\infty \left[ 1 + (p + 1) \frac{\partial U}{\partial z} \right]^{\frac{1}{p+1}}$$

$$= T_\infty \left[ \frac{p+1}{T_\infty} Q R_t + \left( \frac{T_1}{T_\infty} \right)^{p+1} \right]^{\frac{1}{p+1}} \quad (26)$$

The base temperature at the bottom of the silicon die is related to the ambient temperature by the simple relationship

$$T_1 = T_\infty + Q R_\infty \quad (27)$$

where $R_\infty$ is the external thermal resistance from the die to ambient. The average emitter temperature of the bipolar transistor described in this work is then expressed in terms of the power dissipation $Q$ and the resistances $R_t$ and $R_\infty$ according to

$$T_e = T_\infty \left[ \frac{p+1}{T_\infty} Q R_t + \left( \frac{Q R_\infty}{T_\infty} \right)^{p+1} \right]^{\frac{1}{p+1}} \quad (28)$$

Electrical Model

In the previous section a relationship between the average emitter temperature and the power dissipation of the transistor has been derived. In this section a simplified electrical model of the transistor is presented to provide a second relationship between power dissipation and average emitter temperature. A schematic diagram of a bipolar transistor as a three-terminal device is shown for the common-emitter configuration in Fig. 3. In most applications where the
bipolar transistor is useful, the collector current $I_C$ is much greater than the base current $I_B$ and the collector-emitter bias $V_{CE}$ is much greater than the base-emitter bias $V_{BE}$. For this case of $I_C \gg I_B$ and $V_{CE} \gg V_{BE}$ the power dissipation of the transistor is approximately

$$Q = I_C V_{CE}$$  \hspace{1cm} (20)

The goal of a bipolar transistor model is usually to accurately relate $I_C$ to $V_{CE}$ and $V_{BE}$. One model which provides realistic predictions for many transistors is the Gummel-Poon model as described by Getreu (1978). With some further assumptions this model can be simplified to

$$I_C = \frac{eA_0^2D_n}{G_s} \exp \left[ \frac{e}{\lambda T} (V_{BE} - I_C R_{EE}) \right]$$  \hspace{1cm} (30)

for the transistor illustrated schematically in Fig. 2. In this model $e$ is the electronic charge ($e = 1.60 \times 10^{-19}$ Coulombs) and $\lambda$ is Boltzmann's constant ($\lambda = 8.62 \times 10^{-5}$ eV/K). The effective emitter area is $A$ and the base Gummel number is $G_s$. In this work $G_s$ is treated as a process constant for a given transistor although in reality it is a non-linear function of $V_{BE}$ and $V_{CE}$. This model also assumes that the transistor is maintained at some uniform temperature $T$ which is obviously not entirely justified. However, the region which most affects the collector current $I_C$ is the emitter-base junction. Since the emitter-base junction is typically within a few $\mu$m from the top surface of the die, this region can be approximated as uniform in temperature with a value given by the average emitter temperature $T_e$ (often referred to as the "junction" temperature). The diffusion constant for electrons $D_n$ is related to the electron mobility $\mu_e$ for moderate base doping levels by the Einstein relationship (Sze, 1981).

$$D_n = \frac{\lambda T}{e} \mu_e$$  \hspace{1cm} (31)

where the mobility versus temperature relationship can often be modeled as (Sze, 1981)

$$\mu_e = \mu_{00} \left( \frac{T}{T_{00}} \right)^{3/2}$$  \hspace{1cm} (32)

The intrinsic carrier concentration $n_i$ can be shown to be (Sze, 1981)

$$n_i^2 = N^* T^3 \exp \left[ \frac{-E_g}{\lambda T} \right]$$  \hspace{1cm} (33)

where for silicon $N^* \approx 1.08 \times 10^{31} \text{cm}^{-6} \text{K}^{-3}$ and $E_g \approx 1.1$ eV for $300 < T < 500$ K.

Upon replacing $T$ by $T_e$ and substituting Eqs. (31) – (33) into Eq. (30), the electrical model for $I_C$ becomes

$$I_C = \frac{\lambda \mu_{00} A N^* T_{00}^{3/2} T_e^{3/2}}{G_s} \exp \left[ \frac{e(V_{BE} - I_C R_{EE}) - E_g}{\lambda T_e} \right]$$  \hspace{1cm} (34)

If $I_C$ and $V_{CE}$ are specified for a given transistor, the average emitter temperature can be computed directly from Eqs. (28) and (29). Inversion of Eq. (34) then gives the base-emitter bias as

$$V_{BE} = I_C R_{EE} + \frac{E_g}{e} + \frac{\lambda T_e^2}{e} \ln \left[ \frac{I_C G_s}{\lambda \mu_{00} A N^* T_{00}^{3/2} T_e^{3/2}} \right]$$  \hspace{1cm} (35)

**TERMINAL CHARACTERISTICS**

The importance of thermal analysis to the accurate prediction of bipolar transistor performance can be illustrated by examining the terminal characteristics of a device both with and without consideration of thermal-electrical coupling. The bipolar transistor to be studied has all of its parameters pertinent to the preceding analysis listed in Table 1. This transistor, although hypothetical, is loosely based on a device studied by Latif (1979) and is indicative of a high-power switching device attached to a copper heat sink. Note that the device also has a maximum collector current limit, $I_{max}$, and a maximum collector-emitter voltage, $V_{CE}$. These limits arise from physical phenomena which are not accounted for in the extremely simplified electrical model of this work.

Typical terminal characteristics for this device are illustrated in Fig. 4 for the default parameter values in Table 1. The solid curve of Fig. 4 reflects the $I_C$ versus $V_{BE}$ behavior for fixed $V_{CE}$ as predicted by the thermal-electrical model derived in this work. The dashed curves are predictions of $I_C$ versus $V_{BE}$ for fixed device temperatures where thermal-electrical coupling is ignored. An inspection of Fig. 4 shows that substantial errors in the prediction of $I_C$ for a given $V_{BE}$ and $V_{CE}$ can result when fixed device temperatures are assumed. Furthermore even larger errors occur in the prediction of the transconductance of the device. Transconductance is an important parameter in predicting small-signal device response and is defined as

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$a$</td>
<td>20 $\mu$m</td>
</tr>
<tr>
<td>$b$</td>
<td>60 $\mu$m</td>
</tr>
<tr>
<td>$t$</td>
<td>200 $\mu$m</td>
</tr>
<tr>
<td>$L_{eff}$</td>
<td>1 cm</td>
</tr>
<tr>
<td>$T_{aw}$</td>
<td>300 K</td>
</tr>
<tr>
<td>$k_0$</td>
<td>1.31 W/cm·K</td>
</tr>
<tr>
<td>$p$</td>
<td>-1.33</td>
</tr>
<tr>
<td>$R_{0}$</td>
<td>1 K/W</td>
</tr>
<tr>
<td>$G_s$</td>
<td>$10^{10}$ cm$^{-2}$</td>
</tr>
<tr>
<td>$\mu_{00}$</td>
<td>500 cm$^2$/V·s</td>
</tr>
<tr>
<td>$R_{ts}$</td>
<td>1.4 $\Omega$</td>
</tr>
<tr>
<td>$I_{max}$</td>
<td>12 A</td>
</tr>
<tr>
<td>$V_{br}$</td>
<td>200 V</td>
</tr>
<tr>
<td>$T_{max}$</td>
<td>500 K</td>
</tr>
</tbody>
</table>

Table 1. Default values of physical parameters for the transistor under study.

![Fig. 4 Terminal characteristics for default transistor at $V_{CE}=50$ V](image-url)
or essentially the slope of the $I_C$ versus $V_{BE}$ curve. With the simple electrical model assumed in this work, $g_m$ is always found to be positive and finite when thermal electrical coupling is ignored. However, Fig. 4 shows that in reality the transconductance can become unbounded and even negative with increasing collector current $I_C$ for fixed $V_{CE}$.

**THERMAL INSTABILITY AND SAFE OPERATING AREA**

For most practical purposes bipolar transistors can not be operated in the negative-transconductance (or negative-differential resistance) region of Fig. 4. A major reason for this is the potentially destructive instability which can result when attempting to turn off the device. For example, consider the transistor described in Table 1 operating as shown in Fig. 4 at $V_{BE} = .664 ~V$, $I_C = .8 ~A$, $T_i = 420 ~K$, and $V_{CE} = 50 ~V$. If one attempts to turn off the device by decreasing $V_{BE}$ over a sufficient period of time then $I_C$ will actually increase. As the collector current increases the emitter temperature also increases as indicated on Fig. 4 and eventually leads to actual physical destruction of the device if uncontrolled. An example of such a situation occurs with discrete power devices used to switch large inductive loads such as AC motors. In these applications switching occurs over several milliseconds or longer which thus leads to component failures as described in Latif (1972). This phenomenon is often referred to as thermal instability or thermal runaway and has been the catastrophic failure mechanism for countless bipolar transistors in many different applications over the past 30 years.

The actual operating point at which thermal instability can begin to occur is determined by examining the differential resistance of the transistor. As shown in Fig. 4 the transition to a negative-transconductance region occurs when this differential resistance is zero. From Eq. (35) the differential resistance can be derived as

$$ \frac{\partial V_{BE}}{\partial I_C} \bigg|_{V_{CE}} = R_{BE} + \frac{1}{e} \left( \frac{I_C}{T_e} + \frac{\partial T_e}{\partial I_C} \right) \left( \ln \left( \frac{I_C G_1}{\lambda N A N_+ T^2 e} \right) - \frac{5}{2} \right) $$

(37)

where Eqs. (28) and (29) can be combined to give

$$ T_e - T_{inc} \left[ P + \frac{1}{T_{inc}} R_{C E} + \left( 1 + \frac{R_{C E} I_C}{I_{Cm}} \right)^{P+1} \right]^{\frac{1}{P+1}} $$

(38)

and with some algebraic manipulation,

$$ \left. \frac{\partial T_e}{\partial I_C} \right|_{V_{CE}} = \left( \frac{V_{CE}}{I_C} \right)^P \left( R_e + \frac{R_{C E} I_C}{T_{inc}} \right) $$

(39)

The collector current above which the transistor will be thermally unstable, $I_{Cm}$, is thus given for a particular $V_{CE}$ by

$$ \left. \frac{\partial V_{BE}}{\partial I_C} \right|_{V_{CE}} (I_C = I_{Cm}) = 0 $$

(40)

This curve represents an upper bound on the allowable collector current for a given $V_{CE}$. In many cases though the transistor may be thermally limited at collector currents below $I_{Cm}$ due simply to intolerable temperature rises within the die. The maximum temperature limitation may arise from factors such as limits on expansion of metal interconnects on the die or unacceptable variation of device behaviour over wide temperature ranges. Manufacturers usually supply a curve called the Safe Operating Area or SOA of the transistor which shows graphically the maximum allowable collector current for the entire range of $V_{CE}$. A typical SOA curve is shown in Fig. 5 for the default transistor described in Table 1. The curve can be described in terms of three distinct regions. In region 1 the device is electrically limited to a maximum current $I_{Cm}$ for reasons which will not be discussed in this work. Region 2 is essentially bounded by a constant power dissipation curve ($I_{Cm} V_{CE} = P_{max}$) corresponding to the maximum allowable temperature for the transistor (assumed to be 500 K in this case). Thermal instability as described by Eqs. (37) - (40) limits the collector current to $I_{Cm} = I_{Cm}$ in region 3 which is also terminated by a maximum voltage limitation.

The next sections examine how variations in parameters which describe the transistor's physical system affect the device performance and SOA curve. Obviously a decrease in overall thermal resistance will increase the Safe Operating Area in region 2 by allowing a higher maximum power dissipation for a given maximum temperature. It is not obvious beforehand, however, what effect thermal resistance has on the thermal instability which limits the collector currents in region 3 of the SOA curve.

**EFFECT OF EMITTER SPACING AND DIE THICKNESS**

Variation of the emitter spacing or die thickness of the transistor will obviously affect the internal thermal resistance of the transistor. General trends for the effect of transistor geometry on $I_{Cm}$ can be investigated using the thermal-electrical model developed in this work. The results are presented in tabular form for $V_{CE} = 10 ~V$ and $V_{CE} = 50 ~V$.

The effect of varying emitter spacing is presented in Table 2 by using values of $b$ from 50 to 100 $\mu$m. For $V_{CE} = 10 ~V$ the current limitation arises from the requirement that $T_e$ not exceed 500 K. Increased emitter spacing decreases the internal thermal resistance and thus allows higher collector currents for a given maximum temperature. When $V_{CE} = 50 ~V$ the current limitation is due to thermal instability occurring at temperatures far below $T_{max} = 500 ~K$. Changes in emitter spacing are seen to have a more pronounced effect on $I_{Cm}$ in this case. This can be explained by noting that decreased thermal resistance causes thermal instability to occur at higher temperatures as reported in Table 2. Thus $I_{Cm}$ can be increased considerably in this region by increasing the emitter spacing. The major penalty to be paid for increasing emitter spacing is one of inefficient utilization of available silicon area.

In Table 3 $I_{Cm}$ is given as a function of the die thickness with all other physical parameters assumed to have their default values. The general trends observed are similar to those of Table 2. When
the die thickness is increased the thermal resistance increases and $I_C^{max}$ is reduced. For the thermal instability region ($V_{CE} = 50 \, V$) the decrease in $I_C^{max}$ can be substantial.

**EFFECT OF EXTERNAL THERMAL RESISTANCE**

In Table 4 $I_C^{max}$ is reported for different values of the thermal resistance $R_{th}$ from the base of the die to ambient. As expected $I_C^{max}$ decreases as $R_{th}$ increases. This indicates that the performance range for a given transistor can be greatly increased by providing a superior heat dissipation system.

A transistor with increased emitter spacing, decreased die thickness, and decreased external thermal resistance should have an increased Safe Operating Area. With the “best” parameter values from Tables 2-4 used to describe a thermally enhanced transistor (b=100 $\mu$m, t=150 $\mu$m, $R_{th} = .5 \, K/W$), the increase in SOA from the default transistor is shown in Fig. 6.

**CONCLUSIONS**

An approximate model has been developed to describe thermal-electrical coupling in bipolar transistors. The electrical model is extremely simplified but the thermal model consists of an analytical solution for two-dimensional heat conduction with non-linear thermal conductivity. The methodology could also be extended to more complex transistor models and to three-dimensional thermal models.

Thermal-electrical coupling has been found to have a major effect on the terminal characteristics of a bipolar transistor. This coupling also leads to thermal instability which can limit the tolerable current through the device. In some cases thermal instability can occur at device temperature rates of less than 20°C above ambient.

A parametric study for a hypothetical transistor has revealed that decreasing the thermal resistance of the system permits increases in device operating range which can be substantial. It is thus imperative that accurate thermal analysis and prediction be made available to maximize the utility of a bipolar transistor in a given system.
ACKNOWLEDGEMENTS

The authors acknowledge the financial support of this work by the Natural Sciences and Engineering Research Council of Canada under operating grant A7455 for Dr. Yovanovich and from a Postgraduate Scholarship for Mr. Negus.

REFERENCES


